



Haswell ULT (DISPLAY,eDP)



[5]
[7,8,9,10,11,13,20,25,29] +VCCIOA_OUT PP3300_PCH  +VCCIOA_OUT PP3300_PCH +3V




AP51 → VREFDQ_SB_M3

(15) M.B.DQ<59> AL18 SB_DQ59
(15) M.B.DQ<60> AK20 SB_DQ60
(15) M.B.DQ<61> AL20 SB_DQ61
(15) M.B.DQ<62> AP18 SB_DQ62
(15) M.B.DQ<63> AP16 SB_DQ63

www.a1tech1.ru


[14]	+VREF_CA_CPU	➤	+VREF CA CPU
[14]	+VREFDQ_SA_M3	➤	+VREFDQ SA M3
[15]	+VREFDQ_SB_M3	➤	+VREFDQ SB M3

Haswell ULT (SIDE BAND)




www.aitech1.ru

DRAM COMP




XDP PU/PD




PU/PD of CPU




DRAMRST



VDDQ Output Decoupling Recommendations		
330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity




Haswell ULT (CFG,RSVD)




Processor Strapping

Processor Strapping	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	CFG0 R203 *1KJ_4
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	CFG1 R184 *1KJ_4
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	CFG3 R192 *1KJ_4
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	CFG8 R171 *1KJ_4
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	CFG9 R172 *1KJ_4
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	CFG10 R183 *1KJ_4


Haswell ULT PCH (PM)




PCH PM PU/PD




PLTRST# Buffer






[2,8,9,10,11,13,20,25,29]	PP3300_PCH	PP3300_PCH
[8,9,10,11,13,20,25,29]	PP3300_PCH_SUS	PP3300_PCH_SUS
[5,8,10,11,13,20,21,24,25,26,28,29,33]	PP3300_DSW	PP3300_DSW




```
Haswell ULT PCH (PCIE,USB3.0,USB2.0)
```




```
Haswell ULT PCH (CLOCK)
```




[11]	+V1.05S_AUSB3PLL	◀ +V1.05S_AUSB3PLL
[7,8,10,11,13,20,25,29]	PP3300_PCH_SUS	◀ PP3300_PCH_SUS
[2,7,8,10,11,13,20,25,29]	PP3300_PCH	◀ PP3300_PCH
[11]	+V1.05S_AXCK_LCPLL	◀ +V1.05S_AXCK_LCPLL

PCH VCCHSIO Power





Haswell ULT PCH (Power)




0412 MOW-WW15 a 0.47uF cap between VccDSW3_3 and DcpSusByp is required if the 1.9A inrush current requirement cannot meet


Time	Device	Message	Device	Message
[8.13.31]	PP1050_PCH_SUS		PP1050_PCH_SUS	
[8.22.23.25.26.27.28]	PP3300_RTC		PP3300_RTC	
[5.13.26.31]	PP1050_PCH		PP1050_PCH	
[9]	+V1.05S_AUSBPLL		+V1.05S_AUSBPLL	
[8]	+V1.05S_ASATA3PLL		+V1.05S_ASATA3PLL	
[7.8.10.13.20.21.24.25.26.29.33]	PP3300_PCH_SUS		PP3300_PCH_SUS	
[5.7.8.10.13.20.21.24.25.26.29.33]	PP3300_DS#		PP3300_DS#	
[2.7.8.9.10.13.20.25.29]	PP3300_PCH#		PP3300_PCH#	
[9]	+V1.05S_AXCK_LCPPLL		+V1.05S_AXCK_LCPPLL	
[18.20.22.23.24.25.26.30.31.32.34]	PP5000		PP5000	





Vendor	P/N
Hynix	AKD5JGST400
Elpida	AKD5JGST404






Vendor	P/N	
Hynix		
Elpida		

MicronMT41K256M16HA-125/EAKD5JGSLT02 for proto board

www.aitech1.ru



Mode Configure Table (Power On Latch)

MODE_CFG1(PN31)	MODE_CFG0(PN30)	
	0	1
0	X	EP MODE
1	ROM ONLY MODE	EEPROM MODE

RTD2132S => R25, R20
RTD2132R => R28, R23

For EDP Only: stuff Resistor
For LVDS only stuff Cap


Default ROM mode

Backlight Control

LVDS Power

80 mile trace

Debug Port




www.aitech1.ru

Layout Notes:
Place decoupling CAPs close to
Connector

EMI (EMC)

HDMI connector (HDM)
DFHS19FR079
new footprint not ready





Quanta Computer Inc.


PROJECT : A23

Size	Document Number	Rev.
C	HDMI	1A
Date:	Friday, August 16, 2013	Sheet : 18 of 42


H=5.2mm



LAYOUT NOTE:
CLOSE TO CONNECTOR






TPM (TPM)



LED(UIF)




double confirm if active high
USB_PWR_EN need check




HOLE(OTH)


www.aitech1.ru




Write-Protect Switch




RF Cap.



EMI Cap.






Cross Power Plan Cap.



TOUCHPAD BOARD CONN (TPD)

K/B (KBC)

Check pin define 0321
DFFC30FR058
footprint 51510-03001-001-30p-1



Touch Panel interrupt


check power status

[10] TRACKPAD_INT_L

[2] TRACKPAD_INT_DN


KEYBOARD BACK LIGHT

Removed in PV stage (7/15)



Stuff in MV stage (8/13)

check this power status




Modify Net name in MV stage (8/13)

check pin define 0322

footprint 50506-00641-001-6p-1
DFFC06FR050

PP3300_DSW → PP3300_DSW [5,7,8,10,11,13,20,21,24,26,28,29,33]
PP3300_RTC → PP3300_RTC [8,11,22,23,26,27,28]
PP3300_DX → PP3300_DX [8,16,18,20,21,22,23,26,29]
PP5000 → PP5000 [11,18,20,22,23,24,28,30,31,32,34]
PP3300_PCH → PP3300_PCH [2,7,8,9,10,11,13,20,29]
PP3300_PCH_SUS → PP3300_PCH_SUS [7,8,9,10,11,13,20,29]


HOLELESS RESET
2-CHIP




co-layout 4K4108 and 4K4137
SLG4K4108 (AL004108000)
SLG4K4137 (AL004137000)
4K4137 PIN3 is BATT_ENABLE
4K4137 PIN4 is AC_PRESENT

Connect to EC reset pin CPU FAN1 (THM)


Connect to GPIO on CPU with PU to GPIO power well

Connect to EC pin C5 (must be low when EC IN RESET)





[8,16,18,20,21,22,23,25,29]	PP3300_DX		PP3300_DX
[8,11,22,23,25,27,28]	PP3300_RTC		PP3300_RTC
[5,11,13,31]	PP1050_PCH		PP1050_PCH



PP5000
5 Volt +/- 5%
TDC : 3.08A
PEAK : 4.1A
OCF : 5A
Width : 125mil

PP5000

PJP1
 *POWER_IP/S

+5V_SRC

PC44
 220uF/6.3V_7343

PC45
 0.1u/10V_4

PR51
 15.4K/F_4

PR53
 *2.2_6

PC49
 *2200P/50V_4

PR55
 10K/F_4

PL8
 2.2uH/8A/PCMC063T-2R2MN

PC10
 EMB20N03V

PC13
 MDV1595SURH

PC43
 0.1u/25V_4

PR50
 2.2_6

PC41
 0.1u/25V_4

PR44
 *0.4

PP5000_PG00D

PP5000_EN

SYS_SHDN#

PP5000_DS

PP5000_EC

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS

PP5000_DS



PP5000_DS

PP5000_DS

OCP:5A

L(ripple current)
 $= (9-5) \cdot 5 / (2.2 \mu \cdot 0.3M \cdot 9)$
 $= 3.367A$
 $I_{ocp} = 5 - (3.367/2) = 3.316A$
 $V_{th} = (3.316A \cdot 14m\Omega) + 1mV = 47.43mV$
 $R(I_{lim}) = (47.43mV \cdot 8) / 10\mu A$
 $= 37.94K$

Low drop out LDO



PP3300_DS
3.3 Volt +/- 5%
TDC : 5.01A
PEAK : 6.68A
OCF : 8A
Width : 210mil

PP3300_DS

PJP2
 *POWER_IP/S

+3V_SRC

PC162
 0.1u/25V_4

PC36
 4.7u/25V_8

PC35
 2200P/50V_4

PC259
 470P/50V_4

PL6
 *0.8/S

PC47
 220uF/6.3V_7343

PR52
 6.81K/F_4

PC46
 0.1u/10V_4

PR54
 *2.2_6

PR56
 10K/F_4

PL9
 2.2uH/8A/PCMC063T-2R2MN

PC48
 *2200P/50V_4

PR55
 10K/F_4

PR52
 6.81K/F_4

PR54
 *2.2_6

PR56
 10K/F_4

PR52
 6.81K/F_4

PR54
 *2.2_6

PR56
 10K/F_4

PR52
 6.81K/F_4

PR54
 *2.2_6

PR56
 10K/F_4

PR52
 6.81K/F_4

PR54
 *2.2_6

PR56
 10K/F_4

PR52
 6.81K/F_4

PR54
 *2.2_6

PR56
 10K/F_4

PR52
 6.81K/F_4

PR54
 *2.2_6

PR56
 10K/F_4

PR52
 6.81K/F_4

PR54
 *2.2_6

PR56
 10K/F_4

PR52
 6.81K/F_4

PR54
 *2.2_6

PR56
 10K/F_4

PR52
 6.81K/F_4

PR54
 *2.2_6


PR56
 10K/F_4

PR52
 6.81K/F_4


PR54
 *2.2_6

PR56
 10K/F_4

PR52
 6.81K/F_4




+1.35V +/- 5%
 Continue current:6A
 Peak current:10A
 OCP minimum:12A





Mode	Frequency	Discharge mode
47K	400K	non Tracking Discharge

	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF











Battery Mode

Support Deep Sx







Model	Version	CHANGE LIST		
	1A	<div>1. CN4.18 connect to PP3300_EC. (5/3)</div> <div>2. U27 change part number to SLG4K4137. (5/3)</div> <div>3. Reserve Q67 , R6419 , R6418 and add bypass (R6516 and R6517). (5/3)</div> <div>4. Stuff R266 and reserve R80. (5/3)</div> <div>5. Reserve PP3300_DX power and PP3300_DSW power to pull up EC_FAN_TACH. (5/3)</div> <div>6. Reserve Q64, R730, and R729, and use R6519 to bypass Fan PWM. (5/3)</div> <div>7. Change USB2.0 port: MB_USB3.0_A → USBP0, MB_USB3.0_B → USBP1, and WWAN → USBP4. (5/3)</div> <div>8. LED1 change PN to BEWH0046Z00. (5/6)</div> <div>9. Add test point on SPI ROM for ICT. (5/6)</div> <div>10. Modify EC_SMB0_DATA/CLK to EC_SMB2_DATA/CLK. (5/7)</div> <div>11. Modify footprint of Hole6, Hole7, Hole8, and Hole9. (5/7)</div> <div>12. Quantity of USB3.0 Power switch IC change from two to one. (5/7)</div> <div>13. USB2.0 port: OC# → USB2_OC_L, Power enable → USB2_PWR_EN. (5/7)</div> <div>14. Reserve EC_SMB1_CLK / EC_SMB1_DATA for LVDS converter debug. (5/7)</div> <div>15. Stuff R6508 and reserve U6 because of LVDS power controlling from RTD2132. (5/7)</div> <div>16. Stuff R6498 because of Blacklight ON controlling from RTD2132. (5/7)</div> <div>17. Reserve U8 for LVDS converter debug. (5/7)</div> <div>18. Remove R6414 (HDMI does not connect to LCDVCC). (5/7)</div> <div>19. Remove D26 and PCBEEP_EC path. (5/7)</div> <div>20. Stuff Q68, R280, and R279 for LVDS converter debug. (5/7)</div> <div>21. Reserve PP1350_VREF to Vref_CA and Vref_DQ of DDR3L. (5/8)</div> <div>22. R229 modify PN to CS31202FB15 (12K ohm +/-1%). (5/8)</div> <div>23. C348 modify to 22uF (Realtek FAE recommend). (5/8)</div> <div>24. Change PN and footprint of CN18 (MINIPCI Connector). (5/8)</div> <div>25. Change PN of U28 (TPM IC). (5/8)</div> <div>26. Change U5009 (thermal IC) to G708. (5/9)</div> <div>27. KB_LED_EN connect to U5007.N12 (EC), and reserve 0 ohm. (5/9)</div> <div>28. PWR_LED# connect to U5007.A6 (EC), and reserve 0 ohm. (5/9)</div> <div>29. CN18 (MINIPCI CONN) add debug port signal. (5/9)</div> <div>30. PP3300_EC add one 22uF cap. (5/9)</div> <div>31. C259 change from 10uF to 22 uF. (5/9)</div> <div>32. VIN add four 0.1uF/25V cap. (EC11, EC12, EC13, EC14). (5/9)</div> <div>33. Audio +5V add one AZ2015-01H. (5/9)</div> <div>34. Power circuit update. (5/9)</div> <div>35. Audio codec confirm OK. (5/10)</div> <div>36. Modify PN and footprint of connectors and key part IC byDick' confirmation. (5/10)</div> <div>37. C782 change to 220uF_3528. (5/10)</div> <div>38. SPI_WP_ME connect to CN27.13 (LVDS connector), and reserve 0 ohm. (5/10)</div> <div>39. Modify footprint of Hole 2. (5/10)</div> <div>40. Modify TP pin define. (5/10)</div>		
DOC NO.	PROJECT MODEL :	APPROVED BY:	DATE:	
	PART NUMBER:	DRAWING BY:	REVISION:	
<div><div> Quanta Computer Inc.</div><div>PROJECT : A23</div></div>				<div><div>Size C</div><div>Document Number <i>Change list-1</i></div><div>Date Friday, August 16, 2013</div></div> <div><div>Rev. 1A</div><div>Sheet : 38 of 42</div></div>





Quanta Computer Inc.

PROJECT : A23

Size C	Document Number <i>Change list-1</i>	Rev. 1A
Date: Friday, August 16, 2013	Sheet : 38 of 42	

Model	Version	CHANGE LIST				
	1A	<div>41. Modify only one net from layout house. (5/10)</div> <div>42. Remove Hole 16. (5/10)</div> <div>43. Modify footprint of Hole 10 to be the same with Hole Hole8. (5/10)</div> <div>44. Modify off page net by Michael. (5/10)</div> <div>45. Modify pin define of Fan connector. (5/13)</div> <div>46. Modify PN and footprint of connectors and key part IC byDick' confirmation. (5/13)</div> <div>47. Modify footprint and PN of CN28 (NGFF SSD connector). (5/13)</div> <div>48. C259 change from 22 uF to 10 uF, and C225 change from 10 uF to 22 uF. (5/13)</div> <div>49. Remove Net: +3V_ADO, +1.5V, and +3VCC_S5. (5/13)</div> <div>50. Remove RTC connector and its circuits. (5/13)</div> <div>51. Remove off page Net: +3V_RTC, +V1.05S_APLLOPI, +V3.3DX_1.5DX_1.8DX_Audio. (5/13)</div> <div>52. Modify pin define of CN4 (G-debug), follow 0C2. (5/13)</div> <div>53. R6454 connect from +VCC_TS to PP3300_PCH_SUS. (5/13)</div> <div>54. Q28.2 and R243 connect from PP3300_PCH_SUS to +VCC_TS. (5/13)</div> <div>55. U5.3 connect to TP_SHDN_L (U5007.B8). (5/13)</div> <div>56. Reserve R6469 and R6470 (USB interface of Touch screen). (5/13)</div> <div>57. PWR_LED# connect to U5007.N11, and AD_TYPE connect to U5007.A6. (5/13)</div> <div>58. Stuff R433 (SYS_SHD# connect to EC_EST#), and reserve PR46. (5/13)</div> <div>59. KB_LED_EN connect to U5007.A4, BAT_LED0 connect to U5007.B2, and BAT_LED1 connect to U5007.B1. (5/13)</div> <div>60. Swap pin3 and pin4 of Speaker connector. (5/13)</div> <div>61. Update power circuit. (5/13)</div> <div>62. Hole3 connect to ADOGND. (5/14)</div> <div>63. Modify footprint of Hole7, Hole8, Hole9, and Hole10. (5/14)</div> <div>64. Delete Hole6 and Hole14. (5/14)</div> <div>65. Stuff R651, R598, and R649 for GPIO pull up resistor. (5/15)</div> <div>66. Add R6536, R6537, R6538, R6539, R6540, R6541, R6542, and R6545 for GPIO pull up resistor. (5/15)</div> <div>67. Un-stuff R679 for GPIO pull up resistor. (5/15)</div> <div>68. Swap USBP6+ and USBP6- for layout. (5/15)</div> <div>69. Add R6543 and R6544 for split J17 from R21 and T21 power plane. (5/15)</div> <div>70. Power update. (5/15)</div> <div>71. Add C5655 and C5654 for RF. (5/15)</div> <div>72. R6472 change from 0805 type to 0603 type. (5/15)</div> <div>73. Update power circuit. (5/16)</div> <div>74. Delete un-used off page net. (5/16)</div> <div>75. CN27.13 connect to GND, remove Write Protect. (5/16)</div> <div>76. Reserve EC14, EC15, and EC16 to +VCCIN; EC17 to +WL_VDD; EC18 to +1.5V_MINI1_VDD; EC20, EC21, EC22, EC23, EC24, EC25, EC29, EC30, and EC31 to PP3300_DX; EC26, EC27, and EC28 to PP5000; EC32~EC40 to VIN for RF. (5/16)</div> <div>77. Modify pin name of CN28.41, CN28.43, CN28.47, and CN28.49. (5/16)</div> <div>78. Add three 10uF cap. and two 2.2uF cap. on VDDQ for Intel suggestion. (5/16)</div> <div>79. Modify C88, C77, C89, and C79 from 47uF to 22uF for Intel suggestion. (5/16)</div>				
DOC NO.	PROJECT MODEL		APPROVED BY:		DATE:	
	PART NUMBER:		DRAWING BY:		REVISON:	
<div><div><div><div><div></div><div></div></div><div>Quanta Computer Inc.</div></div><div>PROJECT : A23</div></div><div><div>Size</div><div>C</div><div>Document Number</div><div>Change list-1</div><div>Date:</div><div>Friday, August 16, 2013</div><div>Sheet :</div><div>39 of 42</div><div>Rev.</div><div>1A</div></div></div>						

Model	Version	CHANGE LIST
	1A (DB)	<p>80. Modify L33, L14, and L21 from 22uH to 0 ohm (R6546, R6547, and R6548) for Intel suggestion. (5/16)</p> <p>81. Swap CN22.4 and CN22.6 for Intel suggestion. (5/16)</p> <p>82. Add C5661~ C5665 for cross power plan cap. of VIN and PP3300_DSW. (5/16)</p> <p>83. Un-stuff SW6 and R6511, and modify Hole5 to Write Protect function. (5/16)</p> <p>84. R354 change from 100K ohm to 10K ohm, and reserve R6550 for Intel check list. (5/16)</p> <p>85. CN28.69 connect to GND for SSD spec. (5/16)</p> <p>86. C280 change to 1uF cap. and un-stuff C5650 for EC FAE suggestion. (5/16)</p> <p>87. BAT_TEMP and D/C# add test point. (5/16)</p> <p>88. R691 change from 120 ohm to 121 ohm for Intel suggestion. (5/17)</p> <p>89. Remove EC16, EC22, EC23, EC25, EC26, EC32, EC38, EC39, C5663, and C5664 beacuse layout does not implement. (5/17)</p> <p>90. Add R6551 and R6552 for I2C interface of touch screen. (5/17)</p> <p>91. Change U27.6 from KB_COL02_SW to KB_COL03_SW, and Change U27.8 from KB_COL02 to KB_COL03. (5/17)</p> <p>92. Reverse Pin define of Touch Pad. (5/17)</p> <p>93. Add PAD1 and PAD2. (5/17)</p> <p>94. Un-stuff C436, C434, C394, C703, C400, C374, and C438 for Intel suggestion. (5/17)</p> <p>95. Modify R387 to 2.7 ohm, R345 to 5 ohm, and R474 to 5 ohm. (5/20)</p> <p>96. Swap USB3 port 1 TX/RX signal for Layout. (5/20)</p> <p>97. Reserve C5666 (0.1uF cap.) to GND on EC_FAN_TACH. (5/20)</p> <p>98. Un-stuff R6494 and stuff R6495 for Intel suggestion. (5/20)</p> <p>99. Un-stuff R428 and add R6553 (100k ohm) on U27.4. (5/20)</p> <p>100. Power update. (5/20)</p> <p>101. Add R6554 pull up to +1.05V_VCCST and 0.1 uF to GND. (5/20)</p> <p>102. Stuff Intel XDP function. (5/23)</p> <p>103. L1 and L5 change to 0 ohm. (5/23)</p>
	2A (SI)	<p>104. L1 and L5 change to 0 ohm (0603), and stuff R362. (6/11)</p> <p>105. Remove SW6. (6/13)</p> <p>106. Power of CN1 are selected between PP3300_DSW and PP3300_PCH_SUS. (6/13)</p> <p>107. Add PP3300_DSW for touch screen power. (6/13)</p> <p>108. Modify R6419 and R6418 pull up to +VCC_TS. (6/13)</p> <p>109. Stuff Q67, R6419, and R6418, un-stuff R6516 and R6517. (6/13)</p> <p>110. CN32.9 and CN32.52 connect to PP1050_PCH_SUS. (6/13)</p> <p>111. Stuff C203, C204, and C205 for Power suggestion. (6/13)</p> <p>112. Modify footprint of CN24. (6/13)</p> <p>113. Power update. (6/13)</p> <p>114. Change R6455 to pull up to PP3300_DX, and U17.41/U17.46 connect to +5VA. (6/17)</p> <p>115. Un-stuff L16, stuff U5008, C1012, C346, and C345, and add L57 on Audio IC. (6/17)</p> <p>116. Change footprint and pin define of CN5. (6/17)</p> <p>117. Change C307 to 22pF, C311 to 18pF, C624 to 12pF, and C625 to 12pF for Crystal cap. (6/17)</p> <p>118. Power update. (6/17)</p>
DOC NO.	PROJECT MODEL :	APPROVED BY:
	PART NUMBER:	DRAWING BY:
		DATE:
		REVISION:
		 Quanta Computer Inc. PROJECT : A23
Size C	Document Number <i>Change list-1</i>	Rev. 1A
Date: Friday, August 16, 2013	Sheet : 40 of 42	


Model	Version	CHANGE LIST										
	2A (SI)	<p>119. Change C193 and C299 to 0.22uF for fix AC Insert issue. (6/18)</p> <p>120. Un-stuff PC128 and C567 for layout mistake. (6/18)</p> <p>121. Stuff R6489, U6, R6423, and C22, un-stuff R6498, R6507, and R6508 for LVDS control. (6/18)</p> <p>122. R6489, R6438, and R6498 change to 1k ohm. (6/20)</p> <p>Power change list:</p> <p>123. Stuff PR47, PR85, PR75, PC116, PC128, PR240, PR256, PC129, PC130, and PC131, and un-stuff PR262, PR264, PQ32, and PR259. (6/20)</p> <p>124. PU13 pin5 power source change from +5VS to PP5000_DSW. (6/20)</p> <p>125. Delete PR139, PR244, and PR260. (6/20)</p> <p>126. Change footprint of PJ1. (6/20)</p> <p>127. PL6, PL7, PL10, PL12, PL14, PL19, PL20, PL22 change to 0 ohm. (6/20)</p> <p>128. PL6, PL7, PL10, PL12, PL14, PL19, PL20, and PL22 change to short pad. (6/20)</p> <p>129. PQ26 and PQ30 change from N-MOS to P-MOS. (6/20)</p> <p>130. PC242 and PR247 Change from 100k_0402 to 4.7k_0402. (6/20)</p> <p>131. Un-stuff R478, R479, R477, and R480. (6/21)</p> <p>132. Change Value of L32, L12, L13, L34, L19, and L15 to DLP11SA900HL2. (6/21)</p> <p>133. Stuff U5, R6453, and R88, un-stuff R6452 and R89. (6/21)</p> <p>134. Reverse PD38. (6/21)</p> <p>135. Modify PR101 from 69.8k ohm to 68.1k ohm for Loadline, and PR105 from 23.7k ohm to 23.2k ohm for Iout. (6/24)</p>										
	3A (PV)	<p>136. Add R6558, R6559, R6560, R6561, and R6562 for current leakage debug. (7/9)</p> <p>137. Change R6489, R6438, and R6498 to 0 ohm, and add R6563 on BL_ON curcuit. (7/9)</p> <p>138. Add PCH_RSMRST_L to connect to CN32.50. (7/9)</p> <p>139. Add R6565 pull up to PP3300_DSW, and D49 on LID curcuit. (7/9)</p> <p>140. Un-stuff CN11 and CN22. (7/9)</p> <p>Power change list:</p> <p>141. Change PN of PJ1 from DFHD11MS013 to DFHD11MS014. (7/12)</p> <p>142. Rotate the direction of PD38. (7/12)</p> <p>143. Un-stuff PD27, PD28, PC218, PC219, PC220, PC221, PR221, PR222 for BAT_LED control from P-MOS. (7/12)</p> <p>144. PC151 change from CH6101KEA00 to CH61001KA94, PL11 change from CV+82D0MZ04 to CV+8213MZ00, PQ16 change from BAM03S30000 to BAM36690000, and stuff PC104. (7/12)</p> <p>145. R204 change to PP3300_PCH, and un-stuff R225 and R6531 for power leakage. (7/12)</p> <p>146. Change material and circuit of U5008. (7/15)</p> <p>147. Remove KB Light circuit. (7/15)</p> <p>148. Add U5010 and its circuit for TouchPad power. (7/15)</p> <p>149. Un-stuff R717, and stuff R704. (7/15)</p> <p>150. C299 connect to LID_OPEN. (7/15)</p> <p>151. Add R6572 (100k ohm) for U5008 enable pin, and R6573/R6574 for LVDS PWM. (7/15)</p> <p>152. Un-stuff all Touch screen circuit. (7/15)</p> <p>153. Change PL16 from 2.2uH to 1.0uH, and modify footprint of PJ1. (7/15)</p>										
DOC NO.	PROJECT MODEL :		APPROVED BY:		DATE:							
	PART NUMBER:		DRAWING BY:		REVISON:							
						<div><div><div>Quanta Computer Inc.</div></div><div>PROJECT : A23</div><div><table><tr><td>Size C</td><td>Document Number Change list-1</td><td>Rev. 1A</td></tr><tr><td>Date: Friday, August 16, 2013</td><td>Sheet : 41 of 42</td><td></td></tr></table></div></div>	Size C	Document Number Change list-1	Rev. 1A	Date: Friday, August 16, 2013	Sheet : 41 of 42	
Size C	Document Number Change list-1	Rev. 1A										
Date: Friday, August 16, 2013	Sheet : 41 of 42											



Quanta Computer Inc.

PROJECT : A23

Size C	Document Number <i>Change list-1</i>	Rev. 1A
Date: Friday, August 16, 2013	Sheet : 41 of 42	

Model	Version	CHANGE LIST		
	3A (PV)	<p>154. Change footprint of Hole4. (7/16)</p> <p>155. Change R6565 pull up from PP3300_DSW to PP3300_EC. (7/16)</p> <p>156. Change 0 ohm to short pad on R45,R69,R215,R236,R237,R274,R277,R288,R404,R513,R591,R639,R652,R653,R656,R596,R78,R86,R87,R6532,R173,R545,R587,R625,R641,R226,R265,R283,R295,R453,R425,R426,R432,R6421,R6430,R6440,R568,R582,R6400,R6403,R6404,R771,R773,R816,R6413. (7/17)</p> <p>Power change list:</p> <p>157. Change PN of PU13 from AL081101001 to AL081101000. (7/17)</p> <p>158. Un-stuff PU4, PC50, and PC51 for reserve PP3300_RTC. (7/17)</p> <p>159. Un-stuff PU17,PQ19,PQ20,PQ18,PQ17,PD8,PR160,PR156,PR162,PR157,PR155,PR149,PR152,PR150,PR161,PC145,PC149 for reserve Thermal protection. (7/17)</p> <p>160. Change PL8 and PL9 from 1.5uH to 2.2uH. (7/17)</p> <p>161. Change C345 from 22uF (0805) to 10uF (0603). (7/17)</p> <p>162. Change CN4 from DFHS50FS025 to DFHS50FS056. (7/17)</p> <p>163. Change C782 from 150uF to 220uF for USB3.0 port Voltage drop. (7/18)</p> <p>164. Stuff C45,C46,C222,C207,L36,C273,C357,C639,EC33,EC37,EC40,EC34,EC36,EC35, and un-stuff R725,R724 for RF suggestion. (7/18)</p> <p>165. Stuff L56,L32,L34, and un-stuff R494,R495,R493,R492,R6467,R6468 for EMI suggestion. (7/18)</p> <p>Power change list:</p> <p>166. Stuff EC3,EC5 for EMI suggestion, and stuff PC92,PC93,PC94 for RF suggestion. (7/18)</p> <p>167. Change PJ1 from DFHD11MS014 to DFHD11MS013. (7/18)</p> <p>168. Un-stuff PC128 and PC130 because height-limit . (7/18)</p> <p>169. Change L12,L13,L15,L19,L32,L34,L36 from DC09004A014 to CX1HN900000. (7/19)</p> <p>170. Stuff R717, and un-stuff R704 for Google suggestion. (7/23)</p>		
	3B (MV)	<p>171. Modify Net name of CN21.5. (8/13)</p> <p>172. Add R6575 pull up to PP3300_DX. (8/13)</p> <p>173. Stuff C5670. (8/13)</p> <p>174. Reserve Q69, R6576, R6577, and R6578 for Audio codec FAE suggestion. (8/13)</p> <p>175. R239,R353,R417,R433,R541,R546,R547,R548,R549,R552,R553,R570,R573,R6315,R6316,R6432,R6436,R6437R6519,R6558,R6559,R6560,R6561,R6562,R664,R719,R722,R757,R786,R813,L1,L38,L5,R107,R111,R158,R194,R197,R204,R212,R233,R234,R254,R337,R338,R373,R382,R411,R627,R6472,R6543R6544,R6556,R165,R170,R179,R190,R217,R270,R323,R559,R560,R6473,R6546,R6547,R6548,R732,R749 change from 0 ohm resistor to short pad. (8/13)</p> <p>176. Modify M_A_A<9> connecting to R379, and M_A_A<3> connecting to R783. (8/14)</p> <p>177. Modify M_A_DIM0_CK_DDR0_DP connecting to R769, and M_A_DIM0_CK_DDR0_DN connecting to R755. (8/14)</p> <p>178. Footprint of Hole5 change to H-TC315BE315X315D106NP2. (8/15)</p> <p>Power change list:</p> <p>179. PR70,PR77,PR73,PR81,PR48,PR44,PR171,PR173,PR174,PR175,PR265,PR87,PR92,PR84,PR91,PR118,PR121,PR125,PR126,PR127,PR129,PR130,PR110,PR114,PR166,PR141 change from 0 ohm resistor to short pad. (8/15)</p> <p>180. PL18 change from CV-6825MZ00 to CV-6845MZ05 for change to common part. (8/15)</p> <p>181. Un-staff CN4, and Hole13 change to floating. (8/16)</p> <p>182. Remove R725,R724,R6467,R6468,L27,L29,R493,R492,L12,L13,R494,R495,L19,L15 for canceling colay of USB port. (8/16)</p> <p>183. R99,R100,R101,R102,R56,R59,R60,R61,R65,R66,R544,R6521,R6495,R88,R90,R266 change from 0 ohm resitstor to short pad. (8/16)</p>		
DOC NO.	PROJECT MODEL :	APPROVED BY:	DATE:	
	PART NUMBER:	DRAWING BY:	REVISION:	
<div><div><div>Quanta Computer Inc.</div></div><div>PROJECT : A23</div></div>				<div><div>Size C</div><div>Document Number Change list-1</div><div>Rev. 1A</div></div> <div><div>Date: Friday, August 16, 2013</div><div>Sheet : 42 of 42</div></div>